9:34 PM
Hyderabad, Andhra Pradesh – Xilinx is the world’s leading provider of All Programmable FPGAs, SoCs and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. Our All Programmable devices underpin today’s most advanced electronics. Among the broad range of end markets we serve are: Aerospace/Defense Automotive Broadcast Consumer High Performance Computing Industrial / Scientific / Medical (ISM) Wired Wireless Senior IP Verification Engineer JD: E 5 Job Summary: Xilinx is looking for a talented, self-driven and motivated engineer to be part of our IP Verification team in Hyderabad. This exciting position in the Xilinx IP Engineering group as Senior verification Engineer will provide the individual with an opportunity to veri fy our Embedded, High Speed connectivity IP . Join us in developing Verification environment based on the industry standard UVM framework from scratch and drive high quality IP products that will be part of internal Xilinx Systems and high profile end customer systems. A s a Senior Verification Engineer you will work as part of a team expected to engage with product development team in India, Architect testbenches from scratch, Evaluate best possible options to develop the testbench and implement, Execute the verification development life cycle through well-defined convergence metrics of coverage (Code, Functional and Assertions), achieve performance by automation techniques and ensure a high quality IP generated for customer use. Qualifications: Senior IP Verification Engineer JD: E 5 Job Summary: Xilinx is looking for a talented, self-driven and motivated engineer to be part of our IP Verification team in Hyderabad. This exciting position in the Xilinx IP Engineering group as Senior verification Engineer will provide the individual with an opportunity to veri fy our Embedded, High Speed connectivity IP . Join us in developing Verification environment based on the industry standard UVM framework from scratch and drive high quality IP products that will be part of internal Xilinx Systems and high profile end customer systems. A s a Senior Verification Engineer you will work as part of a team expected to engage with product development team in India, Architect testbenches from scratch, Evaluate best possible options to develop the testbench and implement, Execute the verification development life cycle through well-defined convergence metrics of coverage (Code, Functional and Assertions), achieve performance by automation techniques and ensure a high quality IP generated for customer use. Job Requirements · M asters/ Bachelors in EE/ECE with at least 6 + years of relevant experience in IP and SOC verification · Proven experience of architecting testbench from scratch and did hands on implementation of the same. · Proven end to end verification of complex IP using system verilog and any of latest methodologies which include UVM, OVM, VMM · Strong domain knowledge of latest ARM based interfaces which include AXI Memory Map and AXI streaming and high Speed serial connectivity, etc. · Proficient knowledge of system verilog, HVL based methodology (UVM or OVM) and hands on scripting experience for automation using perl · Proven debugging skills to root cause system level performance issues and customer functional issues to IP level scenarios and recreate the same in functional verification environments. · Understanding and experience in verification of ARM based Interconnect, DMA controllers will be an added advantage · Having System level knowledge / Verifying IP at system level and prior working knowledge of the Xilinx implementation tools will be a definite plus · Self-driven, motivated, results oriented individual with superior academic achievements · Excellent interpersonal, written, group communication and problem solving skills · Good organizational and execution skills with ability to multi-task, prioritize… – Permanent – Full-time
for more info visit here
Design Engineer 2
No comments
Post a Comment